Final Project for Digital Logic Design (EECE 251) in which I used the Xilinix ISE Project Navigator to create a virtual schematic for a Papilio One board. Once uploaded, the Papilio acts as a ...